
# Computer Architecture and Computer Networks

## 1. Computer Architecture

## 1. Introduction to Computer Architecture

#### 1. Overview of computer architecture



## 2. Importance in software development

# 2. [] Why Should Software Developers Care About Computer Architecture?

While you don't need to design hardware as a developer, understanding how the hardware works helps you:

- Write efficient code
- Debug performance issues
- Optimize for speed and memory
- Build software for specific platforms (e.g., mobile vs desktop)
- Understand why things are slow or crash

## 3. How It Helps Developers (With Real Examples)

#### • 1. Performance Optimization

Knowing how the CPU processes instructions helps you:

- Avoid bottlenecks (e.g., CPU waiting on memory)
- · Optimize loops, algorithms, and memory usage

☐ *Example:* Using array data (which is stored continuously in memory) is faster than using linked lists (which jump around).

## • 🛘 2. Efficient Memory Management

Understanding RAM, cache, and storage helps in:

- Avoiding memory leaks
- Writing cache-friendly programs
- Understanding stack vs heap memory usage

☐ *Example:* Games or data-heavy apps use caching and memory pools to speed up performance.

## • [] 3. Multithreading and Concurrency

Multi-core CPUs allow multiple threads to run in parallel.

Good knowledge of architecture helps you:

- Design multi-threaded applications
- Avoid race conditions and deadlocks
- · Use frameworks like Java's ExecutorService,

☐ *Example:* A server handles many requests using parallel threads on different cores.

## • 🛘 4. Platform-Aware Development

Mobile devices (ARM processors) vs Desktop (x86 Intel/AMD):

- Code may behave differently
- Optimizations differ
- Assembly language varies

☐ *Example:* iOS apps use ARM-specific instructions. Game engines optimize differently for PS5 (AMD) vs iPhone (Apple Silicon).

## • $\square$ 5. Compiler and Low-Level Debugging

If you know how instructions are executed, you can:

- Understand compiler optimizations
- Write efficient C/C++ or assembly
- Debug binary crashes, segmentation faults, and hardware-level issues

☐ *Example:* Embedded or systems developers must know memory addresses and registers.

#### ☐ 6. Embedded Systems & IoT

If you're coding for microcontrollers, Raspberry Pi, or Arduino:

- You must understand hardware layout
- You control hardware directly (sensors, motors, etc.)

#### • ☐ 7. Security

Understanding hardware helps with:

- · Buffer overflow protection
- Stack canaries
- Address space layout randomization (ASLR)
- $\ \ \square$  Example: Preventing memory-based attacks in C/C++.

## 4. Summary

Benefit	What You Gain
Better performance	Faster apps, games, APIs
Optimized memory usage	Lower RAM consumption
Parallel processing	Smooth multitasking
Platform targeting	Build for desktop, mobile, cloud
Debugging	Solve deep system bugs
Security	Write hardened, secure code

#### 5. $\square\square$ In Short:

## "To build powerful software, you must understand the machine it runs on."

Want a checklist of what concepts are most useful for different kinds of developers (web, app, game, systems)?

## 3. Basic terminology

• ☐ 1. What is Computer Architecture?

Computer architecture is the **blueprint for designing and building computers**. It defines how hardware components like the CPU, memory, storage, and input/output systems **work together** to process data and execute programs.

#### It answers:

- What components are needed?
- How do they communicate?
- How efficiently can tasks be done?

## 

Let's explore the **Von Neumann Architecture** (used in most computers today):

□ A. CPU (Central Processing Unit) - "The Brain"

The CPU is the core of the system. It performs **arithmetic**, **logic**, **control**, **and data movement** operations.

#### Inside the CPU:

## 1. ALU (Arithmetic Logic Unit)

- o Performs mathematical operations: +, -, \*, /
- Executes logical operations: AND, OR, NOT, XOR

## 2. CU (Control Unit)

- Fetches instructions from memory
- Decodes them
- Sends signals to ALU, memory, and I/O devices

## 3. Registers

- o Ultra-fast, small storage inside the CPU
- Hold temporary values (e.g., instruction pointer, data to be processed)
- Examples: ACC, PC, IR, MAR, MDR

#### 4. Cache (L1, L2, L3)

- Very fast memory close to CPU
- Stores frequently used instructions/data

#### □ B. Memory (RAM - Random Access Memory)

- Temporary, volatile memory
- Stores instructions and data during program execution
- Much faster than storage (SSD/HDD)

☐ Example: When you open a program, it is loaded into RAM so the CPU can access it quickly.

#### □ C. Storage (HDD/SSD)

- Permanent storage of data and software
- Non-volatile: retains data even when power is off
- SSDs are faster than HDDs and use flash memory.

## □ D. Input/Output Devices

- Input: Mouse, keyboard, microphone, sensors
- Output: Monitor, printer, speakers
- I/O is managed using device drivers and I/O controllers

## • ☐ E. System Buses

Connects all components and lets them talk.

- 1. **Data Bus** Carries actual data
- 2. Address Bus Carries the location of data
- 3. **Control Bus** Carries signals (read/write, interrupt)

## • ☐ 3. Instruction Cycle (The Heartbeat of the CPU)

Every CPU operation follows this basic cycle, billions of times per second:

## **Step Description**

Fetch CPU fetches instruction from RAM

**Deco** CPU decodes what to do

## **Step Description**

de

**Execu** CPU executes instruction (math, move, etc.)

Store Result is stored back in register or memory

- ☐ 4. Types of Computer Architectures
- ☐ A. Von Neumann Architecture
- Shared memory for data and instructions
- Simpler design, but prone to Von Neumann Bottleneck (limited throughput between CPU and memory)
- ☐ B. Harvard Architecture
- Separate memory for data and instructions
- Faster because CPU can fetch instruction & data simultaneously
- Used in microcontrollers, embedded systems
- □ C. RISC (Reduced Instruction Set Computer)
- Small set of simple instructions
- Instructions execute in 1 clock cycle
- Used in ARM (phones, tablets)
- Faster & more power-efficient
- □ D. CISC (Complex Instruction Set Computer)
- Large set of complex instructions
- One instruction can do multiple things
- Used in Intel/AMD CPUs
- More powerful, but uses more energy

### • ☐ 5. Modern Enhancements in Architecture

Feature	Purpose		
Pipelining	Overlap instruction steps (fetch, decode, etc.)		
Multicore CPUs	Multiple cores in one CPU to do parallel tasks		

Feature Purpose

Hyper-threading 1 physical core runs multiple threads

Cache Hierarchies (L1, L2, L3) Improve speed of data access

Branch Prediction Guess next instruction to avoid delay

Out-of-order Execution Reorder instructions for speed


## 

## When you play a video game:

- · CPU: Handles player input, game logic, Al
- GPU: Renders 3D graphics in parallel
- RAM: Holds textures and game data
- Storage: Loads the game files
- Buses: Connect CPU, RAM, and GPU

## 2. Central Processing Unit (CPU)

## 1. CPU components and functions



#### 3. ☐ What is a CPU?

The **Central Processing Unit (CPU)** is often called the "brain" of **the computer**. It executes instructions, performs calculations, and controls data flow between other parts of the system.

#### 4. | Main Components of the CPU

Let's look at the **key building blocks** inside a CPU:

- Performs arithmetic operations: +, -, ×, ÷
- Performs logical operations: AND, OR, NOT, XOR, comparisons (==, <, >)

 $\square$  Example: If your program says a = b + c, the ALU does the actual math.

- ☐ 2. Control Unit (CU)
- Directs the operation of the processor
- Tells the memory, ALU, and I/O devices what to do
- · Fetches, decodes, and executes instructions

☐ Think of it as the **traffic cop** — it controls all signals inside the CPU.

- □ 3. Registers
- Small, fast storage areas inside the CPU
- Temporarily store instructions, data, memory addresses

☐ Common types of registers:

Register	Function
ACC (Accumulator)	Stores results from ALU
PC (Program Counter)	Holds the address of the next instruction
IR (Instruction Register)	Holds the current instruction
MAR (Memory Address Register)	Holds the address of data to fetch/store
MDR (Memory Data Register)	Holds data being moved to/from memory

- | 4. Cache Memory
- Super-fast memory between CPU and RAM
- Stores frequently accessed instructions/data
- Comes in levels:
  - o **L1**: Closest to core, fastest, smallest
  - o **L2**: Larger, slower than L1
  - o **L3**: Shared among cores, bigger but slower
- ☐ Improves performance by avoiding delays from RAM access.
  - **□** 5. Clock
  - Controls the timing of operations
  - Generates pulses (measured in GHz)
  - CPU does 1 operation per clock cycle (or more with pipelining)
- ☐ A 3 GHz CPU = 3 billion cycles/second!
  - **□** 6. Buses
  - Wires inside the CPU used to transfer data/instructions:
    - o Data Bus: Carries data
    - o Address Bus: Carries memory addresses
    - o Control Bus: Carries commands/signals
- **5.** 

  Instruction Cycle (Fetch-Decode-Execute)
  - 1. **Fetch** Get the next instruction from memory (using PC)
  - 2. **Decode** Control Unit decodes what to do
  - 3. Execute ALU does math/logic; CU manages it
  - 4. **Store** Result is saved in a register or memory
- ☐ This cycle repeats **billions of times per second**.
- 6. 

  Summary Table

# Compon Function

ALU Performs calculations and logic

CU Controls execution of

Compon ent	Function		
	instructions		
Registers	Store data and instructions temporarily		
Cache	Speeds up access to memory		
Clock	Keeps the CPU running in sync		
Buses	Move data and instructions around		

#### 2. How a CPU executes instructions

#### 7. ☐ What is an Instruction?

An **instruction** is a single command in a program, like:

- Add two numbers
- Move data from memory to a register
- Jump to a different part of the program

These are written in **machine code**, the CPU's native language.

## 8. $\square$ The 5-Stage Instruction Cycle

Modern CPUs typically follow a **5-step cycle**:

- **□ 1. Fetch**
- The CPU fetches the instruction from main memory (RAM).
- The Program Counter (PC) holds the address of the next instruction.
- This address is sent to the Memory Address Register (MAR).
- The instruction is then loaded into the Instruction Register (IR).
- ☐ Think of it like reading the next step in a recipe.
  - **□** 2. Decode
  - The Control Unit (CU) reads the instruction in the IR.
  - It **decodes** the operation (e.g., "add", "store", "jump").

 It identifies which operands (data) are needed and where they are. □ Now the CPU knows what it has to do. ☐ 3. Fetch Operands (Optional Step) If the instruction requires data (like adding two numbers), the CPU fetches it from registers or RAM. The data is loaded into the Memory Data Register (MDR) or temporary registers. ☐ Grabbing the ingredients to perform the task. • **☐** 4. Execute • The **ALU** (Arithmetic Logic Unit) or another part of the CPU performs the operation. This could be arithmetic, comparison, or logic. ☐ It's cooking time — actually doing the task! ☐ 5. Store The result is saved in a register or in main memory. The Program Counter (PC) is updated to point to the next instruction. ☐ Storing the result and getting ready for the next instruction. 9. Real-Life Example Let's say your program does: A = B + CHere's how it plays out: What Happens Stage

Fetch

CPU fetches ADD B, C from memory

CU figures out it needs to add two values

Fetch
Operands

Gets value of B and C

Execute

ALU adds them: B + C = A

Stage What Happens

Saves the result in A's register Store

#### 3. CPU performance factors

#### **10.** © Major CPU Performance Factors

These are the most important elements that impact how well a CPU performs:

- ☐ 1. Clock Speed (GHz)
- Measured in gigahertz (GHz) how many cycles per **second** the CPU can perform
- 1 GHz = 1 billion cycles per second
- Higher clock speed → more instructions processed per second (in theory)

☐ **BUT**: Faster isn't always better — heat and power usage go up too!

- ☐ 2. Number of Cores
- Each core can execute instructions independently
- More cores = more parallel processing

Example: A quad-core processor c	can handle 4 tasks
simultaneously	
☐ Great for multitasking, gaming, vice	deo editina, server

- S
  - 3. Threads and Hyper-Threading

. .

- Threads are smaller units of a task that cores can handle
- Hyper-threading (Intel) or Simultaneous Multithreading (SMT) allows each core to run 2 threads

$\perp$ 4 cores with hyper-threading = 8 logical processors	
Improves performance in multi-threaded apps (like Chrome	or
Photoshop)	

- ☐ 4. Cache Memory (L1, L2, L3)
- Small, super-fast memory close to the CPU

- Stores frequently used data/instructions
- · Reduces the need to access slower RAM

## Lev Spee Size Closeness

- L1 Faste Smalle Inside core
- L2 Fast Bigger Shared or per core
- L3 Slowe Larges Shared across r t cores
- ☐ Better caching = fewer delays

#### ☐ 5. Instruction Set Architecture (ISA)

Defines what commands the CPU understands

- Common ones: x86, ARM, RISC-V
- A RISC (Reduced Instruction Set Computer) CPU may be faster and more efficient than CISC depending on task

ARM is used in phones/tablets (faster, low power)

☐ x86 is used in PCs/servers (powerful, complex)

## • [] 6. Pipelining & Execution Techniques

Modern CPUs use:

- **Pipelining** overlaps instruction stages like an assembly line
- Out-of-Order Execution reorders instructions for efficiency
- Branch Prediction guesses which way your code will go
- Superscalar executes multiple instructions per cycle
- ☐ These boost throughput without increasing clock speed
  - $\ \square$  7. Thermal Design Power (TDP) and Cooling
  - A CPU that gets too hot throttles (slows down)
  - Efficient cooling = consistent performance
  - TDP (in watts) tells you how much heat the CPU generates
- $\square$  Better cooling  $\rightarrow$  less thermal throttling  $\rightarrow$  better sustained performance

- [] 8. Fabrication Technology (nm nanometers)
- Smaller transistors = faster & more power-efficient CPU
- CPUs today are made on 5nm, 7nm, 10nm, etc.
- Smaller nm → more transistors in same space → better performance per watt

☐ Example: Apple M-series uses 5nm process = fast + energy efficient

## 11. | Summary Table

Process

Size

Factor	How it Helps
Clock Speed	More cycles = faster execution
Cores	Parallel execution of tasks
Threads	Improves multitasking
Cache	Reduces memory latency
ISA	Determines capability & efficiency
Pipelines	Maximizes instruction throughput
Cooling	Maintains speed under load

## **12.** | Example (Gaming PC vs Phone CPU)

Power & performance

efficiency

Feature	Gaming PC (Intel i9)	Phone (Apple M1 / Snapdragon)
Cores	8-16	6-8
Clock Speed	3.5-5.5 GHz	2.0-3.2 GHz
Cache	20+ MB	8-12 MB
Threads	16-24	8-12
Fabricatio n	10nm-7nm	5nm-3nm

Feature Gaming PC (Intel i9)

Phone (Apple M1 / Snapdragon)

Focus

High performance

Power efficiency

## 3. Memory Hierarchy

- 1. Types of memory (RAM, Cache, Hard Drives)
- 4. 

  Types of Memory in a Computer

Memory in a computer system is organized into a **hierarchy**, based on **speed**, **cost**, and **capacity**.

- □ 1. Registers
- Location: Inside the CPU
- **Speed**: Fastest
- **Size**: Very small (a few bytes)
- Use: Holds instructions, memory addresses, or immediate values for calculations
- Volatile: Yes (data lost when power off)
- ☐ Think of it like the CPU's notepad for instant tasks.
  - ☐ 2. Cache Memory
  - Location: Inside or close to the CPU
  - Levels:
    - o L1 (fastest, smallest)
    - L2 (larger, slightly slower)
    - o **L3** (shared, bigger, slower)
  - Use: Stores frequently accessed data and instructions
  - Volatile: Yes
- ☐ Cache is like the CPU's personal assistant keeps useful info close.
  - □ 3. RAM (Random Access Memory)
  - Location: On the motherboard

• **Speed**: Fast, but slower than cache

• Use: Stores data and programs currently in use

Volatile: Yes

☐ RAM is your desk — it holds what you're working on right now.

#### Types of RAM:

Туре	Description
<b>DRAM</b> (Dynamic RAM)	Most common in PCs
<b>SRAM</b> (Static RAM)	Faster, used in cache
DDR4/DDR5	Current gen RAM standards

- ☐ 4. Hard Drive / SSD (Storage Memory)
- Location: Inside the system (internal), or external
- **Speed**: Much slower than RAM
- **Use**: Stores everything permanently (OS, files, programs)
- Volatile: No (data stays even when power is off)

☐ Your hard drive is like a filing cabinet — holds everything for the long term.

## Types:

Туре	Description
HDD	Uses spinning disks, cheaper, slower
SSD	No moving parts, faster, more expensive
NVMe	Very fast, connects via PCIe

- ☐ 5. Virtual Memory
- Part of your hard drive used as backup RAM
- Managed by the OS (called a "page file" in Windows or "swap" in Linux)
- Much slower than real RAM

☐ Like using your storage as emergency workspace when RAM is full.

## **5.** $\square$ Memory Hierarchy (Fastest to Slowest)

```
Registers

↓
L1 Cache

↓
L2/L3 Cache

↓
RAM


↓
SSD / HDD
```


- ☐ Speed decreases
- □ Capacity increases

## **6.** $\square$ **Summary Table**

Memory Type	Speed	Volati le	Use
Registers	Fastest	Yes	Hold CPU instructions/data
Cache	Very Fast	Yes	Temporary CPU access memory
RAM	Fast	Yes	Running apps & data
SSD/HDD	Slow	No	Permanent storage
Virtual Memory	Very Slow	No	Backup workspace for RAM

## 2. How data is stored and accessed





## 7. Where and How Is Data Stored?

- ☐ 1. Temporary Storage RAM & Cache
- **Purpose**: Used while a program is running
- **Storage type**: Volatile (data is lost when power is off)
- Access method: Random Access
  - Each memory cell can be accessed directly using its address
- **Speed**: Very fast (especially cache)
- Usage: Variables, active program instructions, buffers
- $\ \square$  RAM is like your desk fast access while you're working.
  - □ 2. Permanent Storage SSD / HDD
  - **Purpose**: Long-term data storage
  - Storage type: Non-volatile (data stays when power is off)
  - Access method:

- HDD: Magnetic disk + moving arm (slower, mechanical)
- SSD: Flash memory, no moving parts (much faster)
- Data is stored in: Files, folders, databases
- ☐ Storage is like your bookshelf or filing cabinet.

#### 8. How the CPU Accesses Data

- 1. Program runs
- 2. Data needed is in **secondary storage (HDD/SSD)**
- 3. OS loads it into RAM
- 4. CPU pulls frequently used parts into Cache
- 5. CPU processes it using **Registers**
- 6. Results can be saved back to RAM or disk

#### © Example: Opening a File

Let's say you open a Word document:

## Ste Action

- 1 File is located on your SSD (storage)
- 2 OS copies it into RAM
- 3 CPU reads from RAM, uses Cache/Registers
- 4 You edit changes are kept in RAM
- You hit "Save" changes are written back to SSD

## 9. How Is Data Organized?

- [ File Systems
- OS manages files on storage using file systems (e.g., NTFS, FAT32, ext4)
- · Organizes data into:
  - Files (text, images, programs)
  - Folders (directories)
  - Metadata (file size, type, timestamps)

- 🛮 Memory Addressing
- Every byte of memory has a unique address
- CPU uses addresses to read/write values

☐ Think of it like house numbers — data lives at specific addresses.

## **10.** $\square$ Binary Storage - The Basics

- All data is stored as binary (0s and 1s)
- Example:
  - o Character A → Binary 01000001 (ASCII code)
  - o Number 5 → Binary 00000101
  - o Image → Millions of pixels stored as binary color values

## 11. | Summary Table

Locati on	Туре	Volati le	Speed	Use
Registe rs	Hardwa re	Yes	Fastest	CPU processing
Cache	Hardwa re	Yes	Very Fast	Temp storage for CPU
RAM	Hardwa re	Yes	Fast	Active programs/data
SSD	Hardwa re	No	Mediu m	Program/data storage
HDD	Hardwa re	No	Slow	Long-term storage

## 3. Memory management concepts

## **12.** □ What is Memory Management?

**Memory management** is the process by which an **operating** system (OS):

- Allocates memory to programs,
- · Keeps track of it,

•	Frees it when no longer needed,
•	Protects it from misuse.
room	ink of it like hotel room booking: guests (programs) are assigned as (memory), and the front desk (OS) manages check-ins, check, and room use.
13.	☐ Key Concepts in Memory Management
•	□ 1. Main Memory vs. Virtual Memory
•	Main Memory (RAM): Real physical memory
•	<b>Virtual Memory:</b> A portion of the hard drive/SSD used to simulate extra RAM
_	lps run large programs even if RAM is full plemented using a <b>page file</b> or <b>swap space</b>
•	□ 2. Memory Allocation
➤ St	atic Allocation
•	Memory size is fixed when the program is compiled
•	Used in global/static variables
➤ Dy	namic Allocation
•	Memory is allocated during program execution (e.g., using malloc in C or new in Java)
•	Useful for flexible programs that don't know memory needs in advance
_	tracks allocated and free memory using <b>free lists</b> , <b>bitmaps</b> , age tables
•	☐ 3. Paging
•	Memory is divided into <b>fixed-size pages</b> (e.g., 4KB each)
•	Each process is divided into page-sized chunks
•	Pages are mapped to <b>frames</b> in physical memory
	ows non-contiguous memory allocation → reduces
_	mentation a needed page is not in RAM, it's loaded from disk = <b>page fault</b>

•	☐ 4. Segmentation						
•	Divides memory into <b>logical segments</b> (code, data, stack)						
•	<ul> <li>Each segment can grow or shrink independently</li> </ul>						
_	Better suited for programmers who think in terms of code/data						
block	ks In lead to <b>external fragmentation</b>						
•	□ 5. Fragmentation						
•	Internal Fragmentation: Wasted space inside allocated memory blocks						
•	<b>External Fragmentation:</b> Free memory scattered across small blocks						
□ Me	mory management techniques aim to <b>minimize</b> this						
•	☐ 6. Garbage Collection						
•	In languages like Java, Python, .NET						
•	Automatically reclaims memory that is no longer in use						
_	ees developers from manual memory management n slow down program briefly during collection cycles						
•	☐ 7. Protection and Isolation						
•	Prevents programs from accessing each other's memory						
•	OS enforces boundaries → prevents crashes and security issues						
_	plemented using hardware-level features like <b>MMU</b> (Memory agement Unit)						
14.	☐ Life Cycle of Memory (Simplified)						
1.	Program starts → memory allocated						
2.	Program runs $\rightarrow$ memory used by variables, data, etc.						
3.	Program ends → memory released						
4.	Memory now available for other programs						
15.	☐ Summary Table						

Concept **Description** 

Allocation Assigning memory to programs

Breaking memory into fixed-**Paging** 

size pages

Dividing memory logically **Segmentation** 

(code/data)

Virtual Using disk space as backup

Memory RAM

**Fragmentatio** Wasted or scattered memory

Garbage Collection

Automatic memory cleanup

Preventing unauthorized **Protection** 

access

## 4. Input/Output Systems

## 1. Overview of I/O systems

## 5. ☐ What Is an I/O System?

Input/Output (I/O) systems are the components of a computer that allow data to be sent and received between the CPU and external devices.

- ☐ Purpose:
- Input devices provide data to the computer
- Output devices display or transfer results from the computer

## 6. ☐ Types of I/O Devices

Device Type	Examples	Role
Input	Keyboard, Mouse, Microphone, Scanner	Send data to the system
Output	Monitor, Printer, Speaker	Receive data from the system
Input/ Output	Hard drives, USB drives, Touchscreen	Both read and write data

#### 7. O How I/O Works: Basic Flow

- 1. **User interacts** with an input device (e.g., types on keyboard)
- 2. **I/O controller** detects and processes the signal
- 3. Data goes to CPU or RAM for processing
- 4. **Processed result is sent** to an output device (e.g., screen)
- ☐ All this is coordinated by the **Operating System (OS)**.

#### 8. [] Key Components in I/O Systems

- ☐ 1. I/O Devices
- Physical hardware that interacts with users or external systems
- ☐ 2. I/O Controllers
- Hardware modules that manage communication between CPU and devices
- Translate signals between the device and the system bus
- ☐ 3. Device Drivers
- Software that acts as a translator between the OS and the I/O device
- Each device needs its own driver
- **☐ 4. I/O Buses**
- High-speed data channels connecting devices to CPU & memory
- Examples: PCIe, USB, SATA, Thunderbolt

## 9. I/O Techniques

• ➤ 1. Programmed I/O

- CPU actively waits and checks if device is ready ☐ Inefficient — CPU is stuck waiting
- ➤ 2. Interrupt-Driven I/O
- Device **interrupts** CPU when it's ready ☐ Better — CPU can do other things in the meantime
- > 3. Direct Memory Access (DMA)
- Devices directly transfer data to RAM without involving CPU ☐ Fastest — frees up CPU entirely

#### **10.** □ I/O vs Memory

Feature	I/O Devices	Memory (RAM)
Volatility	Non-volatile	Volatile
Speed	Slower	Faster
Communicat ion	With external world	Internal data access

#### **11.** ☐ Summary Table

## **Componen** Function

1/0 Input/output of data **Devices** 

Software that communicates with Device

Drivers hardware

I/O

Controller Hardware that manages data flow

I/O Bus Pathway for data

High-speed data transfer bypassing **DMA** CPU

## 2. Communication between CPU, memory, and I/O devices

## 12. ☐ How CPU, Memory, and I/O Devices Communicate These three components work together using a system of **buses**, controllers, and protocols to move data and instructions.

#### **13.** $\square$ Key Components

#### **Component Function**

**CPU** Processes data and instructions

Memory Stores data/instructions currently in

(RAM) use

I/O Devices Provide input/output from/to the

outside world

## ☐ Communication Paths: The Bus System

Communication happens via **buses** — shared communication pathways:

- □ 1. Data Bus
- Transfers actual data between CPU, memory, and I/O
- ☐ 2. Address Bus
- Carries memory or device addresses to tell where data should go
- ☐ 3. Control Bus
- Carries control signals (e.g., read/write, interrupt requests)

☐ Think of buses like highways with different lanes — data, addresses, and signals travel separately but together.

#### **15.** ☐ Data Flow Example: CPU Accessing Data from I/O Device

Let's say you press a key on your keyboard:

- 1. Input (keyboard) sends data to I/O controller
- 2. Controller raises an interrupt to notify the CPU
- 3. CPU stops what it's doing (interrupt service routine)
- 4. **Data is transferred to RAM** (via system bus)
- 5. CPU processes the input
- 6. CPU might send output (like display character) to monitor

#### **16.** ☐ Methods of Communication

- ➤ 1. Memory-Mapped I/O
- I/O devices are assigned memory addresses
- CPU reads/writes to them like it does with RAM
- ☐ Simple, unified memory and I/O addressing.
  - ➤ 2. Isolated I/O (Port-Mapped I/O)
  - I/O has a separate address space
  - Special instructions (like IN, OUT) used to access
- ☐ More secure, but requires different instruction sets.

#### 17. © Role of the OS in Communication

#### The **Operating System**:

- Manages I/O device communication
- Uses device drivers to talk to hardware
- Schedules CPU and memory access
- Handles interrupts and DMA (Direct Memory Access)

## 18. Communication Using DMA (Direct Memory Access)

Sometimes, I/O devices can transfer data directly to/from RAM without CPU involvement:

- 1. CPU tells DMA controller what to transfer
- 2. DMA handles the actual data movement
- 3. CPU is free to do other work
- ☐ Efficient for large data (e.g., file transfers, video)

## **19.** Summary Table

Link How They Communicate

**CPU** ↔ Direct via buses, loads/stores

**RAM** instructions and data

**CPU** ↔ **I/O** Through interrupts or I/O ports

**RAM** ↔ I/O Via DMA or CPU-mediated data transfers

#### 3. Introduction to buses and data transfer

#### 20. What is a Bus in Computing?

In computing, a **bus** is a shared communication system that **transfers data** between components inside a computer, such as the CPU, memory, and I/O devices.

☐ Think of a bus like a **highway for data** — components hop on/off to send or receive information.

#### 21. | Types of Buses

Bus Type	Description	Function
Data Bus	Carries data	Moves actual data (e.g., numbers, letters)
Address Bus	Carries memory addresses	Tells where to send/get data
Control Bus	Carries control signals	Coordinates operations (e.g., read/write, interrupt)

#### 22. How Data Transfer Happens

Here's a simplified step-by-step:

- 1. CPU wants to read data from memory
- 2. It places the **address** on the **address bus**
- 3. Sends a **read signal** on the **control bus**
- 4. Memory places the data on the data bus
- 5. CPU reads it

	The	same	happens	in	reverse	to	write	data.
--	-----	------	---------	----	---------	----	-------	-------

## 23. © Bus Architecture Types

- All devices share one bus for all communication
- Simple, but slower as devices must take turns
- · Separate buses for memory and I/O
- Faster, but more complex and costly

- ☐ 3. Dedicated Buses
- Some devices (like GPUs) have direct lines to memory/CPU
- Extremely fast (e.g., PCI Express for graphics cards)

#### 24. | Common Bus Standards

Bus	Use	Speed
PCI/ PCIe	Internal components (GPU, sound card)	Fast (up to 32 GB/s+)
USB	External devices (mouse, USB drive)	Medium (up to 40 Gbps for USB4)
SATA	Hard drives and SSDs	Medium (up to 6 Gbps)
I²C, SPI	Embedded systems	Slow but simple

#### 25. Data Transfer Modes

- Synchronous Transfer
- Data moves on a clock signal
- Fast and predictable (used in RAM)
- Asynchronous Transfer
- No clock; relies on control signals (e.g., USB)
- Slower but more flexible

## **26.** Freal-World Analogy

Imagine a **postal system**:

- Address bus = Address on envelope
- **Data bus** = The letter inside
- Control bus = Instructions like "urgent" or "return receipt"

Everything is routed by a central post office (the **CPU**) using clear, coordinated signals.

## **27.** | Summary Table

## **Feature Description**

**Bus** A communication channel

**Feature Description** 

Data Bus Transfers data between

components

**Address** Specifies memory or device

**Bus** locations

Control

Bus

Sends timing and control signals

**Bus** Affects overall computer

**Speed** performance

**Types** Synchronous, asynchronous,

**p**arallel, serial

# 28. Basic Concepts in Parallelism and Hardware Acceleration

## 1. Introduction to parallel computing

Sure! Here's a beginner-friendly introduction to **Parallel Computing**:

## 29. \( \neq \) What is Parallel Computing?

**Parallel computing** is the process of **performing multiple tasks simultaneously** by dividing a larger task into smaller ones and executing them at the same time using multiple processors or cores.

30.	□ Why	<b>Use Paralle</b>	el Computing?
-----	-------	--------------------	---------------

- [] **Speed**: It helps solve problems **faster**.
- [] Efficiency: Makes better use of CPU/memory resources.
- Big Data & AI: Essential for processing large datasets or training machine learning models.
- Real-time apps: Used in gaming, simulations, and rendering.

## **31.** | How It Works (Simple Example)

Imagine you want to add all the numbers from 1 to 1,000,000:

 Sequentially (Normal way): One processor does it, step by step. • **In Parallel**: Break it into 4 parts. Each of 4 processors adds a chunk of numbers at the same time. Then combine the results.

#### 32. | Types of Parallelism

Туре	Description	Example
Data Parallelism	Same task on different chunks of data	Applying a filter to an image
Task Parallelism	Different tasks at the same time	Web server handling many requests
<b>Bit-Level</b>	Parallel at hardware level	CPU logic circuits
Instruction- Level	Parallel execution of instructions in a CPU	Modern processors (pipelining)

#### 33. ☐ Where Is It Used?

- Scientific simulations (weather, physics)
- Al and Machine Learning
- Video games and 3D graphics
- Cryptography
- Image and video processing
- High-performance servers

#### 34. Tools and Frameworks

- **OpenMP** For shared memory systems
- MPI (Message Passing Interface) For distributed systems
- **CUDA** For GPU programming (NVIDIA)
- MapReduce / Spark For big data processing

## 35. ☼ Parallel vs Sequential Computing

Feature	Sequential Computing	Parallel Computing
Executio n	One task at a time	e Multiple tasks at once
Speed	Slower for big	Much faster for large

Feature Sequential Computing **Parallel Computing** 

> tasks data

Complexi Easier to code More complex (sync

needed) ty

#### 2. Multi-core processors and GPUs

Absolutely! Let's break down Multi-Core Processors and GPUs in a clear, beginner-friendly way, especially in the context of parallel computing.

#### **36. □ 1. Multi-Core Processors**

A multi-core processor is a single CPU that contains two or more **independent cores**. Each core can handle its own task or thread, enabling parallel execution of instructions.

☐ Example:

A Quad-Core CPU (4 cores) can potentially handle 4 tasks at the same time. like:

- Running a browser
- Updating antivirus
- Playing background music
- Handling game physics
- ☐ Benefits:
- Faster multitasking
- Efficient resource use
- Lower power than multiple CPUs
- Enables smooth performance in apps and games

## **37. ☐ 2. GPUs** (**Graphics Processing Units**)

A GPU is a specialized processor designed to handle massively parallel tasks, mainly graphics rendering, but also Al, ML, and data processing.

#### • ☐ CPU vs GPU:

Feature	CPU	GPU
Cores	Few (2–32 high-power cores)	Thousands of small cores
Optimized For	General-purpose tasks	Parallel, repetitive tasks
Example Use	Game logic, file I/O	Image rendering, 3D graphics
Speed Type	e Faster per task	Massive parallelism for big data

## Why GPUs Rock at Parallel Computing:

Imagine a game scene with 10,000 trees, each needing to be shaded, lit, and colored. A CPU would handle this **sequentially** (slow), but a GPU can shade **all trees at once** — lightning fast!

## **38.** | In Gaming and Media:

- ☐ Multi-Core CPUs are used for:
- Game logic
- Al and pathfinding
- Physics simulation
- Audio
- Multithreaded rendering setup
- GPUs are used for:
- 3D model rendering
- · Lighting and shadow effects
- Shaders (for water, fire, reflections)
- Post-processing effects
- Increasing FPS

## **39.** □ Bonus: Modern Tech Examples

- 8-core CPU (like Intel i7 or AMD Ryzen) → Handles many app threads smoothly
- NVIDIA RTX 4090 → Over 16,000 CUDA cores for extreme parallel graphics and AI

## **40.** | Summary Chart

# Compon Paralle What It's Best At ent | 1?

CPU Yes Logic, control, multitasking

GPU Super Graphics, AI, scientific

Yes computing

## 3. Real-world applications and examples.

#### Assignment 1:

```
[Internet]

[ISP Modem/Router]

[ISP Modem/Rou
```

## 2. Computer Networking

## 41. Introduction to Networking

#### 1. Basic Network Concepts

#### 2. ☐ 1. What is a Network?

A **network** is a group of connected devices (computers, phones, servers, etc.) that can communicate with each other and share resources like files, printers, and internet access.

## 3. 2. Types of Networks

- LAN (Local Area Network): A small network, like in a home or office.
- WAN (Wide Area Network): Covers large areas (like the internet).
- MAN (Metropolitan Area Network): Covers a city or campus.

### 4. 3. Common Networking Devices

- Router: Connects your home network to the internet.
- **Switch**: Connects multiple devices in a LAN.
- Modem: Converts internet signals from your ISP.
- Access Point: Provides Wi-Fi access to devices.
- **Firewall**: Protects the network from unauthorized access.

## 5. 🛮 4. IP Address

An **IP address** is like a digital home address for a device in a network.

Example: 192.168.1.10

• IPv4: 4 numbers (e.g., 192.168.0.1)

• **IPv6**: Newer format for more devices

## 6. ☐ 5. DNS (Domain Name System)

Translates domain names like google.com into IP addresses so browsers can load websites.

#### 7. ☐ 6. MAC Address

A **MAC** address is a unique identifier assigned to each network device.

Example: 00:1A:2B:3C:4D:5E

#### **8. 7. Gateway**

A **default gateway** is the router's IP address; it acts as an entry/exit point for the network.

## 9. [] 8. DHCP (Dynamic Host Configuration Protocol)

Automatically assigns IP addresses to devices in a network.

#### **10.** ☐ **9.** VPN (Virtual Private Network)

A **VPN** creates a secure connection over the internet to access private networks.

#### 11. □ 10. Bandwidth

The amount of data that can be transmitted over a network in a given amount of time.

## 2. Importance in software development and communication

Great question! Networking plays a **crucial role** in **software development** and **communication**, whether you're working on a small app or a large enterprise system. Here's how:

## 42. | Importance of Networking in Software Development

- 1. Client-Server Communication
- Most apps (web, mobile, desktop) rely on sending and receiving data over a network.
- Examples: Logging into an app, fetching weather data, submitting a form — all involve networking.
- 2. APIs (Application Programming Interfaces)
- Developers frequently use REST or GraphQL APIs to connect with external services.
- Networking knowledge helps in understanding requests, responses, status codes, and JSON/XML formats.

- 3. Cloud Services & Deployment
- Hosting apps on cloud platforms (AWS, Azure, Google Cloud) involves networking concepts like DNS, load balancers, firewalls, and ports.
- Devs need to know how to open ports, configure security groups, and set environment variables for production systems.
- 4. Version Control Collaboration
- GitHub, GitLab, Bitbucket all these tools rely on internet access to **push/pull code**.
- Working in **distributed teams** needs stable and secure communication over the internet.

#### **43.** | Importance in Communication

- 1. Remote Work & Collaboration Tools
- Tools like Slack, Microsoft Teams, Zoom, Google Meet are all network-dependent.
- Smooth communication and file sharing rely on proper bandwidth, latency, and connectivity.
- 2. Code Reviews & Pair Programming
- Features like **Live Share in VS Code**, or remote IDEs, use networking to connect developers in real time.
- 3. Documentation & Wiki Hosting
- Internal tools like **Confluence, Notion**, or even self-hosted wikis require networking knowledge for setup, access control, and DNS configuration.

## 44. Security Awareness

- Understanding network security helps developers protect data using HTTPS, firewalls, VPNs, and authentication mechanisms.
- Secure coding practices often depend on good network configuration and awareness of vulnerabilities like MITM (Man-in-the-Middle) attacks.

#### 2. Network Models and Protocols

### 1. OSI and TCP/IP models

Perfect! The **OSI** and **TCP/IP** models are fundamental to understanding **how data travels** through a network. Let's break them down in a clear and beginner-friendly way:


#### 3. [] 1. OSI Model (Open Systems Interconnection)

A **7-layer model** that standardizes network communication.

Lay er	Name	Function (Simple Explanation)
7		User interfaces and apps (e.g., browsers, email, FTP)
6	Presentat ion	Data formatting, encryption, compression
5		Manages sessions/connections between apps
4	Transport	Ensures reliable data transfer (e.g., TCP/UDP, error checking)
3		Routing of data (e.g., IP addresses, routers)
2	Data Link	Node-to-node delivery (e.g., MAC address, switches)
1	Physical	Hardware and cables (e.g., Ethernet, Wi-Fi signals)

☐ **Tip**: Use this mnemonic to remember the order (top to bottom): **All People Seem To Need Data Processing** 

https://www.youtube.com/watch?v=0y6FtKsg6J4



## 4. 2. TCP/IP Model (Internet Protocol Suite)

A simplified **4-layer model** used in real-world networking (like the Internet).

Layer	Equivalent	Function
Application	OSI Layers 7, 6, 5	Interfaces for apps (HTTP, FTP, DNS, SMTP)
Transport		Reliable transport (TCP) or fast, connectionless (UDP)
Internet	OSI Layer 3	Routing data with IP addresses (IP, ICMP)
Network Access		Hardware, MAC, frames, physical transmission

## 5. $\square$ OSI vs TCP/IP - Quick Comparison

Feature	OSI Model	TCP/IP Model
Layers	7	4
Use	Conceptual model	Practical implementation
Flexibility	More detailed	More streamlined

Feature	OSI Model	TCP/IP Model
	· · · · · · · · · · · · · · · · · · ·	Same protocols but grouped differently

- 2. 

  Example: When You Load a Website (www.example.com)
- Application Layer (OSI 7 / TCP/IP App): Browser makes HTTP request.
- 2. **Transport Layer** (OSI 4 / TCP/IP Transport): TCP ensures delivery.
- 3. **Internet Layer** (OSI 3 / TCP/IP Internet): IP routes data to the server.
- 4. **Data Link + Physical Layer** (OSI 2 & 1 / TCP/IP Network Access): Bits move across cables or Wi-Fi.

#### 2. Common protocols: HTTP, FTP, TCP, UDP

#### **6.** □ **1.** HTTP (HyperText Transfer Protocol)

- **Purpose**: Transfers web pages over the internet.
- Used by: Browsers to load websites (http:// or https://)
- **Port**: 80 (HTTP), 443 (HTTPS)
- Stateless: Each request is independent.
- **Secure Version**: **HTTPS** (uses SSL/TLS for encryption)

☐ <b>Example</b> : When you visit https://www.google.com, your browse
uses HTTPS to send a request to Google's server and display the
page.

#### 7. ☐ 2. FTP (File Transfer Protocol)

- **Purpose**: Transfers files between computers over a network.
- Used by: Developers, admins to upload/download files to servers.
- Port: 21 (FTP), 22 (SFTP via SSH), 990 (FTPS)
- Can be insecure: Sends data in plain text unless using secure versions (SFTP or FTPS)

] <b>Example</b> : Uploading	website files to a	web server u	ısing FileZilla.
------------------------------	--------------------	--------------	------------------

## 8. 3. TCP (Transmission Control Protocol)

- Purpose: Ensures reliable and ordered delivery of data.
- **Connection-oriented**: Establishes a connection before transferring data.
- **Error-checking and retransmission**: Ensures all data arrives correctly.
- **Used by**: HTTP, HTTPS, FTP, SMTP, and many other protocols.

 $\square$  **Example**: Watching a YouTube video or sending an email — TCP ensures the data arrives in the right order and without errors.

#### 9. [] 4. UDP (User Datagram Protocol)

- Purpose: Sends data fast, but with no guarantee of delivery or order.
- Connectionless: No handshake or session.
- Used by: Applications that need speed over reliability.
- Examples: Streaming, online games, video calls, VoIP

□ Example: In a Zoom call, it's better to miss a word than to wait — that's why UDP is used.

## 3. ₺ TCP vs UDP Summary:

Feature	TCP	UDP
Reliability	High (guaranteed delivery)	Low (no guarantee)
Speed	Slower	Faster
Use Cases	Web browsing, email	Streaming, gaming, VoIP
Connection Type	Connection-oriented	Connectionless

## 3.IP Addressing and Subnets

#### 1. IPv4 vs. IPv6

Great topic! Here's a clear comparison between **IPv4** and **IPv6**, which are two versions of Internet Protocol (IP) used for identifying devices on a network.

## 4. **☐** 1. What is IP?

**IP (Internet Protocol)** is a set of rules for addressing and routing data so it can travel across networks and reach the correct destination.

#### 5. | IPv4 (Internet Protocol version 4)

Address format: 32-bit, written as 4 decimal numbers (0-255), separated by dots
 Example: 192.168.0.1

Total addresses: ~4.3 billion

Status: Still widely used, but running out of addresses

Security: Basic (security depends on external protocols like IPsec)

Configuration: Often manual or DHCP

#### **6.** | IPv6 (Internet Protocol version 6)

 Address format: 128-bit, written in 8 groups of hexadecimal numbers

➤ Example: 2001:0db8:85a3:0000:0000:8a2e:0370:7334

• **Total addresses**: 340 undecillion (massive supply!)

Status: Gradually replacing IPv4

• **Security**: Built-in support for **IPsec** (stronger security)

• Configuration: Supports auto-configuration

## 7. # IPv4 vs IPv6 - Quick Comparison Table

Feature	IPv4	IPv6
Address Length	32 bits	128 bits
Format	Decimal (e.g., 192.168.1.1)	Hexadecimal (e.g., 2001:0db8::1)
Number of Addresses	~4.3 billion	~340 undecillion
Header Complexity	Simpler	More complex but efficient
NAT Required	Yes (due to limited IPs)	Not necessary (abundant IPs)
Security	External (add-ons)	Built-in (IPsec native)

Feature	IPv4	IPv6
Speed & Efficiency	Moderate	More efficient routing and handling

#### 8. ☐ Why Switch to IPv6?

- More devices need IP addresses (IoT, smartphones, etc.)
- Better performance and efficiency for modern networking
- Improved security and mobility features

## 2. Subnetting basics

Subnetting is a **core concept** in IP networking, especially useful in managing and organizing large networks. Here's a beginner-friendly breakdown:

#### 9. What is Subnetting?

**Subnetting** is the process of dividing a large network into **smaller**, **manageable sub-networks** (called subnets).

- Helps improve network performance and security.
- Reduces network congestion and simplifies management.
- Each subnet functions as an isolated mini-network.

#### **10.** $\square$ How It Works

- Every IP address has:
- Network part: Identifies the network
- Host part: Identifies devices in that network

☐ **Subnetting** shifts some of the "host" bits into the "network" part to create smaller networks.

#### 11. \* Subnet Mask

- A subnet mask determines where the network ends and the host begins.
- Written like an IP address: 255.255.255.0
- Or as CIDR (Classless Inter-Domain Routing): /24
- Example:
- IP: 192.168.1.10

- Subnet Mask: 255.255.255.0 → CIDR: /24
- This means the first 24 bits are the network, and last 8 bits are for hosts.

#### 12. | Number of Hosts in a Subnet

You can calculate hosts using this formula:

Number of Hosts =  $2^{n}$  (number of host bits) - 2

The -2 is for:

- Network address
- Broadcast address
- Example:
- /24 = 8 host bits
- Hosts =  $2^8 2 = 254$  usable hosts

## 13. Why Use Subnetting?

- ☐ **Security**: Isolate sensitive devices
- | Performance: Reduce broadcast traffic
- **Organization**: Divide networks by department, floor, function, etc.

## 14. | Quick CIDR/Subnet Chart

CIDR	Subnet Mask	Hosts
/30	255.255.255.25 2	2
/29	255.255.255.24 8	6
/28	255.255.255.24 0	14
/24	255.255.255.0	254
/16	255.255.0.0	65,534
/8	255.0.0.0	16.7M

Great question! Let's break this down:

## 15. Why are 2 addresses reserved in each subnet?

In every subnet, two special IP addresses are reserved:

- 1. **Network Address** Identifies the subnet itself (not a usable host).
- 2. **Broadcast Address** Used to send data to **all devices** in the subnet at once.

That's why we subtract 2 when calculating usable host IPs: Usable Hosts =  $2^n - 2$ 

#### **16.** □ **1.** Network Address

- The first address in the subnet.
- All host bits are set to 0.
- Used by routers/switches to recognize the subnet.
- Example (for subnet 192.168.1.0/24):
- IP Range: 192.168.1.0 192.168.1.255
- Network Address: 192.168.1.0

#### 17. | 2. Broadcast Address

- The last address in the subnet.
- All host bits are set to 1.
- Used to send data to all devices in the subnet (one-to-all).
- Useful for announcements like ARP (Address Resolution Protocol).
- Example (for subnet 192.168.1.0/24):
- IP Range: 192.168.1.0 192.168.1.255
- Broadcast Address: 192.168.1.255

So, if your computer sends a message to 192.168.1.255, every device in the subnet receives it.

| Summary:

## **Address Type Description**

Network Address Identifies the subnet (first IP)

**Broadcast** Sends to all hosts in subnet (last IP)

## **Address Type Description**

#### **Address**

**Usable IPs** Everything between network and broadcast

#### https://cidr.xyz/

#### 3. Network Address Translation (NAT)

#### **18.** □ What is NAT (Network Address Translation)?

**NAT** is a method used by routers to **translate private IP addresses** (used inside a local network) into a **public IP address** (used on the internet), and vice versa.

## 19. Why NAT is Important

- Saves IP addresses: IPv4 has a limited number of public IPs
   NAT allows many devices to share one public IP.
- Security: Devices with private IPs are hidden from the outside internet, reducing attack risks.

## **20. How NAT Works - Simple Example**

Let's say your home has:

• PC: 192.168.0.2

Phone: 192.168.0.3

Smart TV: 192.168.0.4

#### Your router has:

• Private IP: 192.168.0.1 (inside the network)

Public IP: 203.0.113.5 (from your ISP)

## When your PC visits a website:

- 1. PC sends a request to the router.
- 2. Router replaces the source IP (192.168.0.2) with its public IP (203.0.113.5).
- 3. Router sends the request to the internet.
- 4. When the response comes back, the router remembers **which internal IP** made the request and **forwards the response** to 192.168.0.2.

#### 21. ☐ Types of NAT

Type Description

**SNAT (Source NAT)** Changes source IP (e.g., private → public)

**DNAT (Destination** Changes destination IP (used for port **NAT)** forwarding)

**PAT (Port Address** Most common type; uses ports to map multiple private IPs to one public IP

PAT is often called "NAT overload" - it allows thousands of devices to share one IP address.

## 22. NAT and Private IP Ranges

NAT works with **private IP ranges**, like:

- 192.168.0.0 192.168.255.255
- 10.0.0.0 10.255.255.255
- 172.16.0.0 172.31.255.255

These addresses cannot go directly to the internet without NAT.

- Advantages of NAT
- Saves IPv4 addresses
- Adds a layer of security
- · Allows many devices to share a single IP
- \( \Delta\) Disadvantages
- Can break some applications (e.g., VoIP, gaming)
- · Slight performance overhead
- Makes end-to-end IP tracking harder